View W3E64M72S-333BI_4090741.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

w3e64m72s-xbx advanced* 1 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 white electronic designs corp. reserves the right to change products or speci? cations without notice. 64mx72 ddr sdram features data rate = 200, 250, 266 and 333mbs package: ? 219 plastic ball grid array (pbga), 25 x 32mm 2.5v 0.2v core power supply 2.5v i/o (sstl_2 compatible) differential clock in puts (ck and ck#) commands entered on each positive ck edge internal pipelined double-data-rate (ddr) ar chi tec ture; two data accesses per clock cy cle programmable burst length: 2,4 or 8 bidirectional data strobe (dqs) transmitted/ re ceived with data, i.e., source-syn chro nous data capture (one per byte) dqs edge-aligned with data for reads; center- aligned with data for writes dll to align dq and dqs transitions with ck four internal banks for concurrent operation data mask (dm) pins for masking write data (one per byte) programmable iol/ioh option auto precharge option auto refresh and self refresh modes commercial, industrial and military temperaturerang es organized as 64m x 72 weight: w3e64m72s-xbx - 4.5 grams typical * this product is under development, is not quali? ed or characterized and is subject to change or cancellation without notice. benefits 66% space savings vs. tsop re duced part count 55% i/o reduction vs tsop reduced trace lengths for lower parasitic capacitance suitable for hi-reliability applications laminate interposer for optimum tce match general description the 512mbyte (4gb) ddr sdram is a high-speed cmos, dy nam ic ran dom-access, memory using 9 chips containing 536,870,912 bits. each chip is internally configured as a quad-bank dram. the 512mb ddr sdram uses a double data rate ar chi tec ture to achieve high-speed operation. the double data rate ar chi tec ture is essentially a 2n-prefetch architecture with an in ter face designed to transfer two data words per clock cycle at the i/o pins. a single read or write access for the 512mb ddr sdram effectively consists of a single 2n-bit wide, one-clock-cycle data tansfer at the internal dram core and two cor re spond ing n-bit wide, one-half-clock-cycle data transfers at the i/o pins. a bi-directional data strobe (dqs) is transmitted externally, along with data, for use in data capture at the receiver.strobe transmitted by the ddr sdram during reads and by the memory contoller during writes. dqs is edge-aligned with data for reads and center-aligned with data for writes. each chip has two data strobes, one for the lower byte and one for the upper byte. the 512mb ddr sdram operates from a differential clock (ck and ck#); the crossing of ck going high and ck# going low will be referred to as the positive edge of ck. com mands (ad dress and control signals) are registered at every positive edge of ck. input data is registered on both edg es of dqs, and out put data is ref er enced to both edges of dqs, as well as to both edges of ck.
w3e64m72s-xbx 2 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. density comparisons read and write accesses to the ddr sdram are burst ori ent ed; accesses start at a selected location and continue for a pro grammed number of locations in a programmed sequence. accesses begin with the registration of an ac tive command, which is then followed by a read or write command. the address bits registered coincident with the active command are used to select the bank and row to be accessed. the ad dress bits registered coincident with the read or write com mand are used to select the bank and the starting column location for the burst access. the ddr sdram provides for programmable read or write burst lengths of 2, 4, or 8 locations. an auto precharge func tion may be enabled to provide a self- timed row precharge that is initiated at the end of the burst access. the pipelined, multibank architecture of ddr sdrams al lows for concurrent operation, thereby providing high ef fec tive band width by hiding row precharge and activation time. an auto refresh mode is provided, along with a power- saving power-down mode. all inputs are compatible with the jedec standard for sstl_2. all full drive options outputs are sstl_2, class ii compatible. functional de scrip tion read and write accesses to the ddr sdram are burst ori ent ed; accesses start at a selected location and continue for a pro grammed number of locations in a pro grammed se quence. ac cess es begin with the registration of an ac tive com mand which is then followed by a read or write com mand. the address bits registered coincident with the ac tive command are used to select the bank and row to be accessed (ba0 and ba1 select the bank, a0-12 select the row). the address bits registered coincident with the read or write com mand are used to select the start ing column location for the burst access. prior to normal operation, the ddr sdram must be initialized. the following sections provide detailed information cov er ing device initialization, register de? nition, command de scrip tions and de vice operation. discrete approach savings C area: 66% C i/o count: 55% area = 800mm 2 area: 9 x 265mm 2 = 2,385mm 2 i/o count = 219 balls i/o count: 9 x 54 pins = 486 pins 11.9 11.9 11.9 11.9 11.9 11.9 11.9 11.9 11.9 22.3 54 tsop 54 tsop 54 tsop 54 tsop 54 tsop 54 tsop 54 tsop 54 tsop 54 tsop actual size 25 32 white electronic designs w3e64m72s-xbx
w3e64m72s-xbx 3 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. figure 1 C pin configuration note: dnu = do not use. top view 1 2345678910111213141516 a b c d e f g h j k l m n p r t dq1 dq3 dq6 dq7 cas0# cs0# v ss v ss clk3# nc dq56 dq57 dq60 dq62 v ss v ss dq30 dq28 dq25 dq24 clk1 cke1 v cc v cc cs2# cas2# dq39 dq38 dq35 dq33 v cc dq0 dq2 dq4 dq5 dqml0 we0# ras0# v ss v ss cke3 clk3 dqmh3 dq58 dq59 dq61 dq63 dq31 dq29 dq27 dq26 nc dqmh1 clk1# v ccq v ccq ras2# we2# dqml2 dq37 dq36 dq34 dq32 dq14 dq12 dq10 dq8 v cc v cc v cc v cc v cc v cc v cc v cc dq55 dq53 dq51 dq49 dq17 dq19 dq21 dq23 v ss v ss v ss vss v ss v ss v ss v ss dq40 dq42 dq44 dq46 dq15 dq13 dq11 dq9 dqmh0 clk0 cke0 v ccq v ccq cs3# cas3# we3# dq54 dq52 dq50 dq48 dq16 dq18 dq20 dq22 dqml1 we1# cs1# v ss v ss cke2 clk2 dqmh2 dq41 dq43 dq45 dq47 v ss v ss v cc v ccq dqsh3 dqsl3 clk0# v ss v ss dqsl4 ras3# dqml3 nc v ss v cc v ccq v ccq v cc v ss v ss v ref ras1# cas1# v cc v cc clk2# dqsl2 cs4# dqsh2 v cc v ss v ss a9 a0 a2 a12 dqsh0 nc nc nc nc nc a8 a1 a3 dnu dqsl1 we4# dq70 dq68 dq66 dq64 a10 a7 a5 dnu ba0 clk4 nc nc nc nc a11 a6 a4 dnu ba1 cas4# dq71 dq69 dq67 dq65 v ss v ss v cc v ccq dqsl0 cke4 clk4# v ss v cc v ccq v ccq v cc v ss v ss dqsh1 ras4# dqml4 v cc v ss v ss
w3e64m72s-xbx 4 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. figure 2 C functional block diagram a 0-12 a 0-12 ba 0-1 ba 0-1 ck 0 # ck # dq 0 dq 7 cke 0 cke dqml 0 dqml dq 0 dq 7 ic1 a 0-12 ba 0-1 ck 1 # ck # ck dq 16 dq 23 dq 0 dq 7 ic0 cke 1 cke dqml 1 dqm dq 0 dq 7 ic2 a 0-12 ba 0-1 ck 2 # ck # dq 32 dq 39 cke 2 cke dqml 2 dqm dq 0 dq 7 ic3 a 0-12 ba 0-1 ck 3 # ck # dq 48 dq 55 cke 3 cke dqml 3 dqm dq 0 dq 7 ic4 a 0-12 ba 0-1 ck 4 # ck # dq 64 dq 71 cke 4 cke dqml 4 dqm dqsl 4 dqs cs 0 # ck 0 # cke 0 dqmh 0 cs 0 # cs# ras 0 # we 0 # cas 0 # we# ras# cas# cs 1 # cs# ck 1 # ck # cke 1 cke dqmh 1 dqm dqsl 1 dqs dqsh 1 dqs cs 1 #cs# ras 1 # we 1 # cas 1 # we# ras# cas# cs 2 # cs# ck 2 # ck # cke 2 cke dqmh 2 dqm cs 2 # cs# ras 2 # we 2 # cas 2 # we# ras# cas# cs 3 # cs# ck 3 # ck # cke 3 cke dqmh 3 dqm dqsl 2 dqs dqsl 3 dqs dqsh 2 dqs dqsh 3 dqs cs 3 # cs# ras 3 # we 3 # cas 3 # we# ras# cas# cs 4 # cs# ras 4 # we 4 # cas 4 # we# ras# cas# a 0-12 ba 0-1 ck # ck 0 ck ck 1 ck 2 ck ck 3 ck ck 4 ck ck 0 ck 1 ck ck 2 ck ck 3 ck ck dq 8 dq 15 cke dqm dqsl 0 dqs dqsh 0 dqs dq 0 dq 7 ic6 a 0-12 ba 0-1 dq 24 dq 31 dq 0 dq 7 ic5 dq 0 dq 7 ic7 a 0-12 ba 0-1 dq 40 dq 47 dq 0 dq 7 ic8 a 0-12 ba 0-1 dq 56 dq 63 cs# we# ras# cas# we# ras# cas# we# ras# cas# we# ras# cas#
w3e64m72s-xbx 5 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. initialization ddr sdrams must be powered up and initialized in a pre de? ned manner. operational procedures other than those speci? ed may result in unde? ned operation. power must ? rst be applied to v cc and v ccq simultaneously, and then to v ref (and to the system v tt ). v tt must be applied after v ccq to avoid device latch-up, which may cause per ma nent dam age to the device. v ref can be applied any time after v ccq but is expected to be nominally coincident with v tt . except for cke, inputs are not recognized as valid until after vref is applied. cke is an sstl_2 input but will detect an lvcmos low level after v cc is applied. after cke passes through v ih , it will transition to an sstl_2 signal and remain as such until power is cycled. maintaining an lvcmos low level on cke during power- up is required to ensure that the dq and dqs outputs will be in the high-z state, where they will remain until driven in normal operation (by a read ac cess). after all power supply and reference voltages are stable, and the clock is stable, the ddr sdram requires a 200s delay prior to applying an executable com mand. once the 200s delay has been satis? ed, a deselect or nop command should be applied, and cke should be brought high. following the nop command, a precharge all command should be applied. next a load mode reg is ter command should be issued for the extended mode register (ba1 low and ba0 high) to enable the d ll , fol lowed by another load mode register command to the mode register (ba0/ba1 both low) to reset the d ll and to program the operating parameters. two-hundred clock cy cles are required between the dll reset and any read command. a precharge all command should then be applied, placing the device in the all banks idle state. once in the idle state, two auto refresh cycles must be performed (t rfc must be satis? ed.) additionally, a load mode register command for the mode register with the reset dll bit deactivated (i.e., to program operating pa ram e ters without resetting the dll) is required. following these requirements, the ddr sdram is ready for normal op er a tion. register definition mode register the mode register is used to de? ne the speci? c mode of op er a tion of the ddr sdram. this de? nition includes the selection of a burst length, a burst type, a cas latency, and an op er at ing mode, as shown in figure 3. the mode reg is ter is programmed via the mode reg is ter set command (with ba0 = 0 and ba1 = 0) and will retain the stored in for ma tion until it is pro grammed again or the device loses power. (ex cept for bit a8 which is self clearing). reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. the mode reg is ter must be load ed (reloaded) when all banks are idle and no bursts are in progress, and the con trol ler must wait the spec i ? ed time be fore ini ti at ing the sub se quent op er a tion. vi o lat ing either of these re quire ments will result in un spec i ? ed operation. mode register bits a0-a2 specify the burst length, a3 spec i ? es the type of burst (sequential or in ter leaved), a4-a6 spec i fy the cas latency, and a7-a12 specify the op er at ing mode. burst length read and write ac cess es to the ddr sdram are burst ori ent ed, with the burst length being programmable, as shown in fig ure 3. the burst length determines the maximum num ber of column lo ca tions that can be accessed for a given read or write command. burst lengths of 2, 4 or 8 lo ca tions are avail able for both the sequential and the in ter leaved burst types. reserved states should not be used, as unknown op er a tion or incompatibility with future versions may result. when a read or write command is issued, a block of col umns equal to the burst length is effectively selected. all accesses for that burst take place within this block, mean ing that the burst will wrap within the block if a boundary is reached. the block is uniquely selected by a1-ai when the burst length is set to two; by a2-ai when the burst length is set to four (where ai is the most signi? cant column address for a given con? guration); and by a3-ai when the burst length is set to eight. the remaining (least sig ni? cant) ad dress bit(s) is (are) used to select the starting lo ca tion within the block. the pro grammed burst length ap plies to both read and write bursts.
w3e64m72s-xbx 6 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. burst type accesses within a given burst may be pro grammed to be either se quen tial or interleaved; this is re ferred to as the burst type and is selected via bit m3. the ordering of accesses within a burst is de ter mined by the burst length, the burst type and the start ing column address, as shown in table 1. read latency the read latency is the delay, in clock cycles, between the reg is tra tion of a read command and the avail abil i ty of the ? rst bit of output data. the latency can be set to 2, 2.5, or 3 clocks. if a read command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n+m. table 2 below indicates the op er at ing fre quen cies at which each cas latency setting can be used. reserved states should not be used as unknown operation or incompatibility with future versions may result. operating mode the normal operating mode is selected by issuing a mode register set command with bits a7-a12 each set to zero, and bits a0-a6 set to the desired values. a dll reset is initiated by issuing a mode register set command with bits a7 and a9-a12 each set to zero, bit a8 set to one, and bits a0-a6 set to the desired values. although not re quired, jedec speci? cations recommend when a load mode reg is ter command is issued to reset the dll, it should always be followed by a load mode register command to se lect nor mal op er at ing mode. all other combinations of values for a7-a12 are reserved for future use and/or test modes. test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result. extended mode register the extended mode register controls functions beyond those controlled by the mode register; these additional functions are dll enable/disable, output drive strength, and qfc. these functions are controlled via the bits shown in figure 5. the extended mode register is programmed via the load mode register command to the mode register (with ba0 = 1 and ba1 = 0) and will retain the stored information until it is programmed again or the device loses power. the enabling of the dll should always be followed by a load mode register command to the mode register (ba0/ba1 both low) to reset the dll. the extended mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the speci? ed time before initiating any sub se quent operation. violating either of these requirements could result in unspeci? ed operation. table 2 C cas latency allowable operating frequency (mhz) speed cas latency = 2 cas latency = 2.5 cas latency = 3 -200 75 100 -250 100 125 -266 100 133 -333* 100 133/ 166 166 * for 333mbs operation of industrial and commercial temperatures cl = 2.5, at military temperature cl = 3. output drive strength the normal full drive strength for all outputs are speci? ed to be sstl2, class ii. dll enable/disable when the part is running without the dll enabled, device functionality may be altered. the dll must be enabled for normal operation. dll enable is required during power- up initialization and upon re turn ing to normal operation after having disabled the dll for the purpose of debug or evaluation. (when the device exits self refresh mode, the dll is enabled automatically.) any time the dll is enabled, 200 clock cycles with cke high must occur be fore a read command can be issued.
w3e64m72s-xbx 7 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. commands the truth table provides a quick reference of available com mands. this is followed by a written de scrip tion of each command. deselect the deselect function (cs# high) prevents new com mands from be ing ex e cut ed by the ddr sdram. the sdram is ef fec tive ly de se lect ed. op er a tions already in progress are not af fect ed. no operation (nop) the no operation (nop) command is used to perform a nop to the selected ddr sdram (cs# is low while ras#, cas#, and we# are high). this prevents unwanted commands from being registered during idle or wait states. operations already in progress are not affected. load mode register the mode registers are loaded via inputs a0-12. the load mode register command can only be issued when all banks are idle, and a subsequent executable com mand cannot be issued until t mrd is met. active the active command is used to open (or activate) a row in a particular bank for a subsequent access. the value on the ba0, ba1 inputs se lects the bank, and the address pro vid ed on inputs a0-12 selects the row. this row remains active (or open) for ac cess es until a precharge com mand is issued to that bank. a precharge command must be issued before opening a different row in the same bank. read the read command is used to initiate a burst read access to an active row. the value on the ba0, ba1 inputs selects the bank, and the address provided on inputs a0-9, 11 se lects the starting column location. the value on input a10 de ter mines whether or not auto precharge is used. if auto precharge is selected, the row being accessed will be precharged at the end of the read burst; if auto precharge is not selected, the row will remain open for subsequent ac cess es. write the write command is used to initiate a burst write access to an active row. the value on the ba0, ba1 inputs selects the bank, and the address provided on inputs a0-9, 11 se lects the starting column location. the value on input a10 de ter mines whether or not auto precharge is used. if auto precharge is selected, the row being accessed will be precharged at the end of the write burst; if auto precharge is not selected, the row will remain open for sub se quent accesses. input data appearing on the dq is written to the memory array subject to the dqm input logic level ap pear ing co in ci dent with the data. if a given dqm signal is reg is tered low, the cor re spond ing data will be written to mem o ry; if the dqm signal is reg is tered high, the cor re spond ing data inputs will be ignored, and a write will not be executed to that byte/column location. precharge the precharge command is used to deactivate the open row in a particular bank or the open row in all banks. the bank(s) will be available for a subsequent row access a speci? ed time (t rp ) after the precharge command is is sued. except in the case of concurrent auto precharge, where a read or write command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing pa ram e ters. input a10 de ter mines wheth er one or all banks are to be precharged, and in the case where only one bank is to be precharged, in puts ba0, ba1 select the bank. oth er wise ba0, ba1 are treated as dont care. once a bank has been precharged, it is in the idle state and must be ac ti vat ed pri or to any read or write commands being is sued to that bank. a precharge com mand will be treat ed as a nop if there is no open row in that bank (idle state), or if the previously open row is already in the pro cess of precharging. auto precharge auto precharge is a feature which performs the same in di vid u al-bank precharge function de scribed above, but with out re quir ing an explicit command. this is ac com plished by using a10 to enable auto precharge in conjunction with a spe ci? c read or write command. a precharge of the bank/row that is ad dressed with the read or write com mand is au to mat i cal ly performed upon com ple tion of the read or write burst. auto
w3e64m72s-xbx 8 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. table 1 C burst definition burst length starting column address order of accesses with in a burst type = sequential type = in ter leaved 2 a0 0 0-1 0-1 1 1-0 1-0 4 a1 a0 0 0 0-1-2-3 0-1-2-3 0 1 1-2-3-0 1-0-3-2 1 0 2-3-0-1 2-3-0-1 1 1 3-0-1-2 3-2-1-0 8 a2 a1 a0 0 0 0 0-1-2-3-4-5-6-7 0-1-2-3-4-5-6-7 0 0 1 1-2-3-4-5-6-7-0 1-0-3-2-5-4-7-6 0 1 0 2-3-4-5-6-7-0-1 2-3-0-1-6-7-4-5 0 1 1 3-4-5-6-7-0-1-2 3-2-1-0-7-6-5-4 1 0 0 4-5-6-7-0-1-2-3 4-5-6-7-0-1-2-3 1 0 1 5-6-7-0-1-2-3-4 5-4-7-6-1-0-3-2 1 1 0 6-7-0-1-2-3-4-5 6-7-4-5-2-3-0-1 1 1 1 7-0-1-2-3-4-5-6 7-6-5-4-3-2-1-0 notes: 1. for a burst length of two, a1-ai select two-data-element block; a0 selects the starting column within the block. 2. for a burst length of four, a2-ai select four-data-element block; a0-1 select the starting column within the block. 3. for a burst length of eight, a3-ai select eight-data-element block; a0-2 select the starting column within the block. 4. whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block. figure 3 C mode register definition m3 = 0 2 4 8 reserved reserved reserved m3 = 1 2 4 8 reserved reserved reserved reserved operating mode normal operation normal operation/reset dll all other states reserved 00 valid valid 0 1 burst type sequential interleaved cas latency reserved reserved 2 reserved reserved 2.5 reserved burst length m0 0 1 0 1 0 1 0 1 burst length cas latency bt a 9 a 7 a 6 a 5 a 4 a 3 a 8 a 2 a 1 a 0 mode register (mx) address bus m1 0 0 1 1 0 0 1 1 m2 0 0 0 0 1 1 1 1 m3 m4 0 1 0 1 0 1 0 1 m5 0 0 1 1 0 0 1 1 m6 0 0 0 0 1 1 1 1 m6-m0 m8 m7 operating mode a 10 a 11 * m14 and m13 (ba0 and ba1 must be "0, 0" to select the base mode register (vs. the extended mode register). 0* 0* ba 0 ba 1 reserved reserved reserved reserved m9 m10 m11 0 0 0 10 0 0 0 -- - - - - a 12 m12 0 0 - 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 precharge is non per sis tent in that it is either en abled or dis abled for each in di vid u al read or write command. the device sup ports concurrent auto precharge if the com mand to the oth er bank does not in ter rupt the data transfer to the current bank. auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. this earliest valid stage is determined as if an explicit precharge command was is sued at the earliest possible time, without violating t ras (min).the user must not is sue an oth er com mand to the same bank until the precharge time (t rp ) is com plet ed. burst terminate the burst terminate command is used to truncate read bursts (with auto precharge disabled). the most recently registered read command prior to the burst terminate command will be truncated. the open page which the read burst was terminated from remains open. auto refresh auto refresh is used during normal op er a tion of the ddr sdram and is analogous to cas-before-ras (cbr) re fresh in con ven tion al drams. this com mand is non per sis tent, so it must be issued each time a refresh is required. all banks must be idle before an auto refresh command is issued. the addressing is generated by the internal refresh con trol ler. this makes the address bits dont care
w3e64m72s-xbx 9 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. command read nop nop nop cl = 2.5 don't care transitioning data dq dqs t0 t1 t2 t2n t3 t3n command read nop nop nop cl = 2 dq dqs clk clk# t0 t1 t2 t2n t3 t3n burst length = 4 in the cases shown shown with nominal tac and nominal tdsdq data clk clk# figure 4 C cas latency figure 5 C extended mode register definition dll enable disable a 9 a 7 a 6 a 5 a 4 a 3 a 8 a 2 a 1 a 0 extended mode register (ex) address bus a 10 a 11 1 1 0 1 ba 0 ba 1 e0 0 1 drive strength normal reserved e1 0 1 operating mode reserved reserved e1, e0 valid - e12 0 - e10 0 - e9 0 - e8 0 - e7 0 - e6 0 - e5 0 - e4 0 - e3 0 - a 12 e11 0 - 1. e14 and e13 must be "0, 1" to select the extended mode register (vs. the base mode register) 2. the qfc# function is not supported. e2 0 - 14131211109876543210 dll ds operating mode during an auto re fresh command. each ddr sdram requires auto re fresh cycles at an average interval of 7.8125s (maximum). to allow for improved efficiency in scheduling and switch ing between tasks, some ? exibility in the absolute refresh interval is provided. a maximum of eight auto refresh commands can be posted to any given ddr sdram, mean ing that the maximum absolute interval between any auto refresh command and the next auto refresh command is 9 x 7.8125s (70.3s). this maximum absolute interval is to allow future support for dll updates internal to the ddr sdram to be restricted to auto refresh cycles, without allowing excessive drift in t ac between updates. although not a jedec requirement, to provide for future func tion al ity features, cke must be active (high) during the auto refresh period. the auto refresh period begins when the auto refresh command is registered and ends t rfc later. self refresh* the self refresh command can be used to retain data in the ddr sdram, even if the rest of the system is powered down. when in the self refresh mode, the ddr sdram re tains data with out external clocking. the self re fresh com mand is ini ti at ed like an auto refresh com mand except cke is dis abled (low). the dll is automatically disabled upon entering self refresh and is automatically enabled upon exiting self refresh (a dll reset and 200 clock cycles must then oc cur before a read command can be issued). input sig nals except cke are dont care during self refresh. vref voltage is also required for the full duration of self refresh. the procedure for exiting self refresh requires a sequence of commands. first, ck and ck# must be stable prior to cke going back high. once cke is high, the ddr sdram must have nop commands is sued for t xsnr , be cause time is required for the com ple tion of any internal refresh in progress. a simple algorithm for meeting both refresh and dll re quire ments is to apply nops for t xsnr time, then a dll reset and nops for 200 additional clock cycles before applying any other command. * self refresh available in commercial and industrial temperatures only.
w3e64m72s-xbx 10 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. notes: 1. cke is high for all commands shown except self refresh. 2. a0-12 de? ne the op-code to be written to the selected mode register. ba0, ba1 select either the mode register (0, 0) or the extended mode register (1, 0). 3. a0-12 provide row address, and ba0, ba1 provide bank address. 4. a0-9, 11 provide column address; a10 high enables the auto precharge feature (non persistent), while a10 low disables the auto precharge feature; ba0, ba1 provide bank address. 5. a10 low: ba0, ba1 determine the bank being precharged. a10 high: all banks precharged and ba0, ba1 are dont care. truth table C commands (note 1) name (function) cs# ras# cas# we# addr deselect (nop) (9) h x x x x no operation (nop) (9) l h h h x active (select bank and activate row) ( 3) l l h h bank/row read (select bank and column, and start read burst) (4) l h l h bank/col write (select bank and column, and start write burst) (4) l h l l bank/col burst terminate (8) l h h l x precharge (deactivate row in bank or banks) ( 5) l l h l code auto refresh or self refresh (enter self refresh mode) (6, 7) l l l h x load mode register (2) l l l l op-code truth table C dm operation name (function) dm dqs write enable (10) l valid write inhibit (10) h x 6. this command is auto refresh if cke is high; self refresh if cke is low. 7. internal refresh counter controls row addressing; all inputs and i/os are dont care except for cke. 8. applies only to read bursts with auto precharge disabled; this command is unde? ned (and should not be used) for read bursts with auto precharge enabled and for write bursts. 9. deselect and nop are functionally interchangeable. 10. used to mask write data; provided coincident with the corresponding data.
w3e64m72s-xbx 11 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. absolute maximum ratings parameter unit voltage on v cc , v ccq supply relative to vss -1 to 3.6 v voltage on i/o pins relative to vss -0.5v to v ccq +0.5v v operating temperature t a (mil) -55 to +125 c operating temperature t a (ind) -40 to +85 c operating temperature t a (com) -0 to +70 c storage temperature, plastic -55 to +125 c maximum junction temperature 125 c note: stress greater than those listed under "absolute maximum ratings" may cause per ma nent damage to the device. this is a stress rating only and func tion al op er a tion of the device at these or any other conditions greater than those in di cat ed in the operational sections of this speci? cation i s not implied. exposure to ab so lute maximum rating con di tions for extended periods may affect reliability. capacitance (note 13) parameter symbol max unit input capacitance: ck/ck# c i1 tbd pf addresses, ba 0-1 input capacitance ca tbd pf input capacitance: all other input-only pins c i2 tbd pf input/output capacitance: i/os c io tbd pf bga thermal resistance description symbol max units notes junction to ambient (no air? ow) theta ja tbd c/w 1 junction to ball theta jb tbd c/w 1 junction to case (top) theta jc tbd c/w 1 refer to "pbga thermal resistance correlation" (application note) at www.wedc.com in the application notes section for modeling conditions.
w3e64m72s-xbx 12 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. dc electrical characteristics and operating conditions (notes 1-5, 16) v cc , v ccq = +2.5v 0.2v; -55c t a +125c parameter/condition symbol min max units supply voltage (36, 41) v cc 2.3 2.7 v i/o supply voltage (36, 41, 44) v ccq 2.3 2.7 v input leakage current: any one input 0v v in v cc (all other pins not under test = 0v) ii -2 2 a input leakage address current (all other pins not under test = 0v) ii -18 18 a output leakage current: i/os are disabled; 0v v out v ccq i oz -5 5 a output levels: full drive option (37, 39) high current (v ou t = v ccq - 0.373v, minimum v ref , minimum v tt ) low current (v out = 0.373v, maximum v re f, maximum v tt ) i oh -12-ma i ol 12 - ma i/o reference voltage (6,44) v ref 0.49 x v ccq 0.51 x v ccq v i/o termination voltage (7, 44) v tt v ref - 0.04 v ref + 0.04 v ac input operating conditions v cc , v ccq = +2.5v 0.2v; -55c t a +125c parameter/condition symbol min max units input high (logic 1) voltage v ih v ref +0.500 v input low (logic 0) voltage v il v ref -0.500 v
w3e64m72s-xbx 13 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. parameter/condition m ax symbol 333mbs 250mbs/ 266mbs 200mbs units operating current: one bank; active-precharge; t rc = t rc (min); t ck = t ck (min); dq, dm, and dqs inputs changing once per clock cyle; address and control inputs changing once every two clock cycles; (22, 47) i cc0 1,170 1,170 1,035 ma operating current: one bank; active-read-precharge; burst = 2; t rc = t rc (min); t ck = t ck (min); i out = 0ma; address and control inputs changing once per clock cycle (22, 47) i cc1 1,440 1,440 1,305 ma precharge power-down standby current: all banks idle; power-down mode; t ck = t ck (min); cke = low; (23, 32, 49) i cc2p 45 45 45 ma idle standby current: cs = high; all banks idle; t ck = t ck (min); cke = high; address and other control inputs changing once per clock cycle. v in = v ref for dq, dqs, and dm (50) i cc2f 405 405 360 ma active power-down standby current: one bank active; power-down mode; t ck = t ck (min); cke = low (23, 32, 49) i cc3p 315 315 270 ma active standby current: cs = high; cke = high; one bank; active-precharge; t rc = t ras (max); t ck = t ck (min); dq, dm, and dqs inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle (22) i cc3n 450 450 405 ma operating current: burst = 2; reads; continuous burst; one bank active; address and control inputs changing once per clock cycle; t ck = t ck (min); i out = 0ma (22, 47) i cc4r 1,485 1,485 1,305 ma operating current: burst = 2; writes; continuous burst; one bank active; address and control inputs changing once per clock cycle; t ck = t ck (min); dq, dm, and dqs inputs changing twice per clock cycle (22) i cc4w 1,755 1,440 1,215 ma auto refresh current t refc = t rc (min) (49) i cc5 2,610 2,610 2,520 ma t refc = 7.8125s (27, 49) i cc5a 90 90 90 ma self refresh current: cke 0.2v standard (11) i cc6 45 45 45 ma operating current: four bank interleaving reads (bl=4) with auto precharge, t rc =t rc (min); t ck = t ck (min); address and control inputs change only during active read or write commands. (22, 48) i cc7 3,645 3,645 3,510 ma i cc specifications and conditions (notes 1-5, 10, 12, 14, 46) v cc , v ccq = +2.5v 0.2v; -55c t a +125c
w3e64m72s-xbx 14 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. electrical characteristics and recommended ac operating characteristics notes 1-5, 14-17, 33 333 mbs cl3/cl2.5 (53) 266 mbs cl2.5 266 mbs cl2.5 200 cl2 250 mbs cl2.5 200 mbs cl2 200 mbs cl2.5 150 mbs cl2 parameter symbol min max min max min max min max units access window of dqs from ck/ck# t ac -0.70 +0.70 -0.75 +0.75 -0.8 +0.8 -0.8 +0.8 ns ck high-level width (30) t ch 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 t ck ck low-level width (30) t cl 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 t ck clock cycle time cl = 3 (45, 51) t ck (3) 6 13 ns cl = 2.5 (45, 51) t ck (2.5) 7.5 13 7.5 13 8 13 10 13 ns cl = 2 (45, 51) t ck (2)1013101310131315ns dq and dm input hold time relative to dqs (26, 31) t dh 0.45 0.5 0.6 0.6 ns dq and dm input setup time relative to dqs (26, 31) t ds 0.45 0.5 0.6 0.6 ns dq and dm input pulse width (for each input) (31) t dipw 1.75 1.75 2 2 ns access window of dqs from ck/ck# t dqsck -0.6 +0.6 -0.75 +0.75 -0.8 +0.8 -0.8 +0.8 ns dqs input high pulse width t dqsh 0.35 0.35 0.35 0.35 t ck dqs input low pulse width t dqsl 0.35 0.35 0.35 0.35 t ck dqs-dq skew, dqs to last dq valid, per group, per access (25, 26) t dqsq 0.45 0.5 0.6 0.6 ns write command to ? rst dqs latching transition t dqss 0.75 1.25 0.75 1.25 0.75 1.25 0.75 1.25 t ck dqs falling edge to ck rising - setup time t dss 0.2 0.2 0.2 0.2 t ck dqs falling edge from ck rising - hold time t dsh 0.2 0.2 0.2 0.2 t ck half clock period (34) t hp t ch ,t cl t ch ,t cl t ch ,t cl t ch ,t cl ns data-out high-impedance window from ck/ck# (18, 42) t hz +0.70 +0.75 +0.8 +0.8 ns data-out low-impedance window from ck/ck# (18, 42) t lz -0.70 -0.75 -0.8 -0.8 ns address and control input hold time (fast slew rate) t ih f 0.75 0.90 1.1 1.1 ns address and control input setup time (fast slew rate) t is f 0.75 0.90 1.1 1.1 ns address and control input hold time (slow slew rate) (14) t ih s 0.8 1 1.1 1.1 ns address and control input setup time (slow slew rate) (14) t is s 0.8 1 1.1 1.1 ns load mode register command cycle time t mrd 12 15 16 16 ns dq-dqs hold, dqs to ? rst dq to go non-valid, per access (25, 26) t qh t hp -t qhs t hp -t qhs t hp -t qhs t hp -t qhs ns data hold skew factor t qhs 0.55 0.75 1 1 ns active to precharge command (35) t ras 42 70,000 40 120,000 40 120,000 40 120,000 ns active to read with auto precharge command t rap 15 20 20 20 ns active to active/auto refresh command period t rc 60 65 70 70 ns auto refresh command period (49) t rfc 72 75 80 80 ns active to read or write delay t rcd 15 20 20 20 ns precharge command period t rp 15 20 20 20 ns dqs read preamble (43) t rpre 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 t ck dqs read postamble (43) t rpst 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 t ck active bank a to active bank b command t rrd 12 15 15 15 ns dqs write preamble t wpre 0.25 0.25 0.25 0.25 t ck dqs write preamble setup time (20, 21) t wpres 0000ns dqs write postamble (19) t wpst 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 t ck write recovery time t wr 15 15 15 15 ns internal write to read command delay t wtr 1111t ck data valid output window (25) na t qh - t dqsq t qh - t dqsq t qh - t dqsq t qh - t dqsq ns refresh to refresh command interval (23) (commercial & industrial only) t refc 70.3 70.3 70.3 70.3 s refresh to refresh command interval (23) (military temperature only)* t refc 35 35 35 35.15 s average periodic refresh interval (23) (commercial & industrial only) t refi 7.8 7.8 7.8 7.8 s average periodic refresh interval (23) (military temperature only)* t refi 3.9 3.9 3.9 3.9 s terminating voltage delay to vdd t vtd 0000ns exit self refresh to non-read command t xsnr 75 75 80 80 ns exit self refresh to read command t xsrd 200 200 200 200 t ck * self refresh available in commercial and industrial temperatures only.
w3e64m72s-xbx 15 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. notes: 1. all voltages referenced to vss. 2. tests for ac timing, i cc , and electrical ac and dc characteristics may be conducted at nominal reference/supply voltage levels, but the related speci? cations and device operation are guaranteed for the full voltage range speci? ed. 3. outputs measured with equivalent load: 4. ac timing and i cc tests may use a v il -to-v ih swing of up to 1.5v in the test environment, but input timing is still referenced to v ref (or to the crossing point for ck/ck#), and parameter speci? cations are guaranteed for the speci? ed ac input levels under normal use conditions. the minimum slew rate for the input signals used to test the device is 1v/ns in the range between v il (ac) and v ih (ac). 5. the ac and dc input level speci? cations are as de? ned in the sstl_2 standard (i.e., the receiver will effectively switch as a result of the signal crossing the ac input level, and will remain in that state as long as the signal does not ring back above [below] the dc input low [high] level). 6. v ref is expected to equal v ccq/2 of the transmitting device and to track variations in the dc level of the same. peak-to-peak noise (noncommon mode) on v ref may not exceed 2 percent of the dc value. thus, from v ccq/2 , v ref is allowed 25mv for dc error and an additional 25mv for ac noise. this measurement is to be taken at the nearest v ref by-pass capacitor. 7. v tt is not applied directly to the device. v tt is a system supply for signal termination resistors, is expected to be set equal to v ref and must track variations in the dc level of v ref . 8. v id is the magnitude of the difference between the input level on ck and the input level on ck#. 9. the value of v ix and v mp are expected to equal v ccq/2 of the transmitting device and must track variations in the dc level of the same. 10. i cc is dependent on output loading and cycle rates. speci? ed values are obtained with minimum cycle time with the outputs open. 11. enables on-chip refresh and address counters. 12. i cc speci? cations are tested after the device is properly initialized, and is averaged at the de? ned cycle rate. 13. this parameter is not tested but guaranteed by design. t a = 25c, f= 1 mhz 14. for slew rates less than 1v/ns and greater than or equal to 0.5 v.ns. if the slew rate is less than 0.5v/ns, timing must be derated: t is has an additional 50 ps per each 100mv/ns reduction in slew rate from the 500mv/ns. t ih has 0ps added, that is, it remains constant. if the slew rate exceeds 4.5v/ns, functionality is uncertain. 15. the ck/ck# input reference level (for timing referenced to ck/ck#) is the point at which ck# and ck# cross; the input reference level for signals other than ck/ck# is v ref . 16. inputs are not recognized as valid until v ref stabilizes. once initialized, including self refresh mode, v ref must be powered within speci? ed range. exception: during the period before v ref stabilizes, cke 0.3 x v ccq is recognized as low. 17. the output timing reference level, as measured at the timing reference point indicated in note 3, is v tt . 18. t hz and t lz transitions occur in the same access time windows as valid data transitions. these parameters are not referenced to a speci? c voltage level, but specify when the device output is no longer driving (hz) or begins driving (lz). 19. the intent of the don't care state after completion of the postamble is the dqs- driven signal should either be high, low, or high-z and that any signal transition within the input switching region must follow valid input requirements. that is, if dqs transitions high (above v ih dc(min) then it must not transition low (below v ih dc) prior to t dqsh (min). 20. this is not a device limit. the device will operate with a negative value, but system performance could be degraded due to bus turnaround. 21. it is recommended that dqs be valid (high or low) on or before the write command. the case shown (dqs going from high-z to logic low) applies when no writes were previously in progress on the bus. if a previous write was in progress, dqs could be high during this time, depending on t dqss . 22. min (t rc or t rfc ) for i cc measurements is the smallest multiple of tck that meets the minimum absolute value for the respective parameter. t ras (max) for i cc measurements is the largest multiple of t ck that meets the maximum absolute value for t ras . 23. the refresh period 64ms. (32ms for military grade) this equates to an average refresh rate of 7.8125s. however, an auto refresh command must be asserted at least once every 70.3s; (35s for military grade) burst refreshing or posting by the dram controller greater than eight refresh cycles is not allowed. 24. the i/o capacitance per dqs and dq byte/group will not differ by more than this maximum amount for any given device. 25. the valid data window is derived by achieving other speci? cations - t hp (t ck/2 ), t dqsq , and t qh (t qh = t hp - t qhs ). the data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. the clock is allowed a maximum duty cycle variation of 45/55. functionality is uncertain when operating beyond a 45/55 ratio. the data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55. 26. referenced to each output group: dqsl with dq0-dq7; and dqsh with dq8- dq15 of each chip. 160 140 120 100 80 60 40 20 0 0.0 0.5 1.0 1.5 2.0 2.5 v out (v) i out (ma) maximum nominal high nominal low minimum 50 ? output (v out ) v tt figure a full drive pull-down characteristics figure b full drive pull-up characteristics 0 -20 -40 -60 -80 -100 -120 -140 -160 -180 -200 0.0 0.5 1.0 1.5 2.0 2.5 v ccq - v out (v) i out (ma) maximum nominal high nominal low minimum
w3e64m72s-xbx 16 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. 27. this limit is actually a nominal value and does not result in a fail value. cke is high during refresh command period (t rfc [min]) else cke is low (i.e., during standby). 28. to maintain a valid level, the transitioning edge of the input must: a) sustain a constant slew rate from the current ac level through to the target ac level, v il (ac) or v ih (ac). b) reach at least the target ac level. c) after the ac target level is reached, continue to maintain at least the target dc level, v il (dc) or v ih (dc). 29. the input capacitance per pin group will not differ by more than this maximum amount for any given device. 30. ck and ck# input slew rate must be 1v/ns ( 2v/ns differentially). 31. dq and dm input slew rates must not deviate from dqs by more than 10%. if the dq/dm/dqs slew rate is less than 0.5v/ns, timing must be derated: 50ps must be added to t ds and t dh for each 100mv/ns reduction in slew rate. if slew rate exceeds 4v/ns, functionality is uncertain. 32. v cc must not vary more than 4% if cke is not active while any bank is active. 33. the clock is allowed up to 150ps of jitter. each timing parameter is allowed to vary by the same amount. 34. t hp min is the lesser of t cl minimum and t ch minimum actually applied to the device ck and ck# inputs, collectively during bank active. 35. reads and writes with auto precharge are not allowed to be issued until t ras (min) can be satis? ed prior to the internal precharge command being issued. 36. any positive glitch must be less than 1/3 of the clock and not more than +400mv or 2.9 volts, whichever is less. any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mv or 2.2 volts, whichever is more positive. the average cannot be below the 2.5v minimum. 37. normal output drive curves: a) the full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the v-i curve of figure a. b) the variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the v-i curve of figure a. c) the full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the v-i curve of figure b. d) the variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the v-i curve of figure b. e) the full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1v to 1.0 volt, and at the same voltage and temperature. f) the full variation in the ratio of the nominal pull-up to pull-down current should be unity 10%, for device drain-to-source voltages from 0.1v to 1.0 volt. 38. na 39. the voltage levels used are derived from a minimum v cc level and the referenced test load. in practice, the voltage levels obtained from a properly terminated bus will provide signi? cantly different voltage values. 40. v ih overshoot: v ih (max) = v ccq +1.5v for a pulse width 3ns and the pulse width can not be greater than 1/3 of the cycle rate. v il undershoot: v il (min) = -1.5v for a pulse width 3ns and the pulse width cannot be greater than 1/3 of the cycle rate. 41. v cc and v ccq must track each other. 42. t hz (max) will prevail over t dqsck (max) + t rpst (max) condition. t lz (min) will prevail over t dqsck (min) + t rpre (max) condition. 43. t rpst end point and t rpre begin point are not referenced to a speci? c voltage level but specify when the device output is no longer driving (t rpst ), or begins driving (t rpre ). 44. during initialization, v ccq , v tt , and v ref must be equal to or less than v cc + 0.3v. alternatively, v tt may be 1.35v maximum during power up, even if v cc /v ccq are 0 volts, provided a minimum of 42 ohms of series resistance is used between the v tt supply and the input pin. 45. the current part operates below the slowest jedec operating frequency of 83 mhz. as such, future die may not re? ect this option. 46. when an input signal is high or low, it is de? ned as a steady state logic high or low. 47. random addressing changing: 50% of data changing at every transfer. 48. random addressing changing: 100% of data changing at every transfer. 49. cke must be active (high) during the entire time a refresh command is executed. that is, from the time the auto refresh command is registered, cke must be active at each rising clock edge, until t rfc has been satis? ed. 50. i cc2n speci? es the dq, dqs, and dqm to be driven to a valid high or low logic level. i cc2q is similar to i cc2f except i cc2q speci? es the address and control inputs to remain stable. although i cc2f , i cc2n , and i cc2q are similar, i cc2f is worst case. 51. whenever the operating frequency is altered, not including jitter, the dll is required to be reset followed by 200 clock cycles before any read command. 52. this is the dc voltage supplied at the dram and is inclusive of all noise up to 20 mhz. any noise above 20 mhz at the dram generated from any source other than that of the dram itself may not exceed the dc coltage range of 2.6v 100mv. 53. for 333mbs operation of industrial and commercial temperatures cl = 2.5, at military temperature cl = 3.
w3e64m72s-xbx 17 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. all linear dimensions are millimeters and parenthetically in inches bottom view package dimension: 219 plastic ball grid array (pbga) 32.1 (1.264) max 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 t r p n m l k j h g f e d c b a 25.1 (0.988) max 19.05 (0.750) nom 1.27 (0.050) nom 19.05 (0.750) nom 2.96 (0.116) max 0.61 (0.024) nom 219 x ? 0.762 (0.030) nom
w3e64m72s-xbx 18 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. ordering information white electronic designs corp. ddr sdram configuration, 64m x 72 2.5v power supply data rate (mbs) 200 = 200mbs 250 = 250mbs 266 = 266mbs 333 = 333mbs package: es = non quali? ed product (1) b = 219 plastic ball grid array (pbga) device grade: m = military -55c to +125c i = in dus tri al -40c to +85c c = com mer cial 0c to +70c w 3e 64m 72 s - xxx b x note 1: w3e64m72s-esb is the only available product until completion of quali? cation.
w3e64m72s-xbx 19 white electronic designs corporation ? (602) 437-1520 ? www.wedc.com white electronic designs june 2005 rev. 0 advanced white electronic designs corp. reserves the right to change products or speci? cations without notice. document title 64m x 72 ddr sdram 219 pbga multi-chip package revision history rev # history release date status rev 0 initial release june 2005 advanced

▲Up To Search▲

Price & Availability of W3E64M72S-333BI

	To Download W3E64M72S-333BI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .